

CENTIPEDE-PCI CNC Interface Board
Mach3 Version

KSI Labs, LLC

2011

COPYRIGHT

© 2010 KSI Labs, LLC. All rights reserved.

The trademarks mentioned in this manual are legally registered to their respective owners.

Disclaimer

Information in this manual is protected by copyright laws and is the property of **KSI Labs, LLC**. Changes to specification and features in this manual may be made by **KSI Labs, LLC** at any time without prior notice. For product-related information and latest versions check our web site:

<http://www.ksilabs.com>

Contents

1	HARDWARE	3
1.1	Connectors	4
1.1.1	JTAG	4
1.1.2	External Connector	4
1.1.3	Extension Connector	6
2	FIRMWARE	8
2.1	PCI Device Registers	9
2.2	Registers Description	11
2.2.1	DATA_OUT, Offset 0x00	11
2.2.2	DATA_IN, Offset 0x04	12
2.2.3	DAC_A/DAC_B, Offsets 0x08 and 0x0c	12
2.2.4	ADC_0..3, Offsets 0x10, 0x14, 0x18, 0x1c	13
2.2.5	IRQ_RAW, Offset 0x20	14
2.2.6	IRQ_MASK, Offset 0x24	15
2.2.7	IRQ_STAT, Offset 0x28	16
2.2.8	MACH_IDX_[XYZABC], Offsets 0x2c, 0x30, 0x34, 0x38, 0x3c, 0x40	16
2.2.9	MACH_CONFIG, Offset 0x44	17
2.2.10	MACH_CONFIG2, Offset 0x48	18
2.2.11	MACH_CTL, Offset 0x4c	19
2.2.12	MACH_STAT, Offset 0x50	20
2.2.13	MACH_FIFO, Offset 0x54	21
2.2.14	MACH_ENC, Offset 0x58	22
2.2.15	EX_DATA_LOW, Offset 0x5c	22
2.2.16	EX_DATA_HI, Offset 0x60	23
2.2.17	EX_DIR_LOW, Offset 0x64	23
2.2.18	EX_DIR_HI, Offset 0x68	23
3	Appendix A - Hardware differences between rev.1.0 and rev.1.1	25

Chapter 1

HARDWARE

CENTIPEDE-PCI is a PCI-2.2 compatible interface card for CNC control applications. It may be used for other purposes as well but it was designed to control a CNC machine when used with optional breakout board, CENTIPEDE-BRK. It is universal PCI Add-In card i.e. it will work in both 3.3V and 5V PCI/PCI-X slot.

CENTIPEDE-PCI (simply PCI from now on) board is designed in the way that allows for maximum flexibility and extensibility. Entire functionality is implemented in infinitely reprogrammable Altera MaxII © CPLD so all board's hardware is actually an HDL code. That code can be changed and programmed into the CPLD thus allowing for easy bug fixes, new functionality addition, and ultimately for making it into something totally different. All CPLD source code (in VHDL) is available for free from KSI Labs, LLC web site. New releases, extensions, user-contributed add-ons etc. will be also available from our web site as well as precompiled CPLD images (*.pof files) that can be directly written into the CPLD.

All external connections are made through a single 100-pin connector. There are 32 galvanically isolated dedicated inputs, 32 Open Drain dedicated outputs, 2 LVDS inputs and 10 LVDS outputs (all galvanically isolated.) LVDS I/O is supposed to implement SPI-like interfaces to external devices with up to 1MHz clock rate. Some of them used for communication with DAC/ADC peripherals on the breakout board (BRK from now on,) some are free for future use with add-on extension boards.

ALL external I/O is designed as galvanically isolated; there is no provision for a direct galvanic connection to the PCI board. Open Drain outputs are supposed to drive optocouplers so no ground connection is provided. There is +5V power from the external connector and external devices' optocouplers are connected between that +5V power and OD outputs. In the similar fashion all input optocouplers' LED anodes are connected together and routed to the external connector for connection to *external* +5V power and their cathodes are supposed to be connected to that *external* 5V ground to pass a signal to the PC.

LVDS I/O is also galvanically isolated with ISO72xx digital isolators. Those have 2 separate power supplies; the PCI board side is powered from the PC and connected to CPLD pins while the external side is powered from external 5V power. There is no galvanic connection between those two sides.

8 of 32 digital inputs use high speed FOD053L optocouplers with 1 μ S propagation time for time-critical signals. Remaining 24 use regular MOCD207M devices with 3 μ S propagation time.

1.1 Connectors

1.1.1 JTAG

Connector **J2** in the center of the board is a standard Altera JTAG connector for programming the CPLD. It is fully compatible with standard Altera programming tools (ByteBlasterII, USB-Blaster etc.) This connector is keyed to prevent from inserting the programming tool plug a wrong way. Other than that there is nothing more to say about it. CPLD programming is fully documented in QuartusII Web Edition software available for free from Altera web site. There is a brief programming procedure description in “*Setting up CEN-TIPEDE board set for Mach3*” document. Here is the schematics fragment with JTAG connector:




Figure 1.1: JTAG Connector

1.1.2 External Connector

External connector is high quality 100-pin N102A0-52E2PC connector from 3M. All I/O signals come from this connector. Special cable is used for connecting PCI to BRK board. It is 1:1 cable and it is made to order when ordering PCI/BRK boards from **KSI Labs, LLC**. Cable length can be up to 20 ft. according to the customer’s specification.

Here is the external connector pinout and signals description:




Figure 1.2: External Connector

IN0..31 Input optocouplers cathodes. Connect them to external power negative (or ground) rail to set input to '1' level. IN0 is bit 0 of DATA_IN register.

V+IN0..7-V+IN24..32 Input optocouplers anodes in groups of 8. They should be connected to the positive rail of an external power supply. There are series 330 Ω resistors installed for each optocoupler so there is no need for additional resistors if 5V external power is used. Those are usually powered from BRK board 5V power supply. 4 separate pins are used to spread the load between 4 wires.

OUT0..31 Open Drain outputs for driving external optocouplers. There is **NO** common ground connection on the external connector from PCI board

version 1.1 and up. These outputs **MUST** drive external optocouplers only to provide galvanical isolation. They should be connected to external optocouplers LED cathode. Anodes of those LEDs should be connected to +5V outputs (pins 51,60,69,78.) Series resistors are required for external optocouplers. They should be designed for 5V operation. OUT0 is bit 0 of DATA_OUT register.

+5V Power for external optocouplers on OUT0..31 lines. This is taken directly from PCI bus and should **NOT** be used for anything else (there is no ground connection anyway.) There is 4 pins for this power to spread the load between 4 wires. OUT0..31 OD outputs make ground connection for this power rail when corresponding DATA_OUT register bits set to '1.'

MISO1+/- SPI1 data input differential pair. Not accessible directly from application software.

MOSI1+/- SPI1 data output differential pair. Not accessible directly from application software.

SPCK1+/- SPI1 clock differential pair. Not accessible directly from application software.

NSS1[1..3]+/- SPI1 chip select differential pairs. Not accessible directly from application software.

MISO2+/- SPI2 data input differential pair. Not accessible directly from application software.

MOSI2+/- SPI2 data output differential pair. Not accessible directly from application software.

SPCK2+/- SPI2 clock differential pair. Not accessible directly from application software.

NSS2[1..3]+/- SPI2 chip select differential pairs. Not accessible directly from application software.

IVCC External +5V power for machine side SPI interface. Usually connected to BRK board 5V power supply.

IGND External 5V power supply ground for machine side SPI interface. Usually connected to BRK board ground.

1.1.3 Extension Connector

Extension connector is used for connecting add-on boards. It is **NOT** isolated from PC so add-on boards implementing external interface to a machine must provide their own galvanic isolation.

There is no particular add-on interface implemented for this connector as of right now (firmware v.1.0) so it is made in user accessible GPIO for a time being. That will change when add-on boards are out.

Here is the connector pinout and signals description:




Figure 1.3: Extension Connector

EX0..41 GPIO signals. EX0..31 lines are controlled by EX0-31 register (EX0 is bit 0) and EX32..41 lines are under control of EX32-41 register (EX32 is bit 0.) This is a default assignment for firmware v.1.0 and can change in future versions when additional add-on boards are out.

Power Power rails are self-explanatory. They are supposed to power add-on boards. +5V, +3.3V, and ground all come directly from PCI bus.

Chapter 2

FIRMWARE

CENTIPEDE-PCI board is a set of different buffers/optocouplers/isolators and one big CPLD. The entire functionality is implemented in the CPLD; all other components are just simple interface components not implementing any logical functions. That means that functionality may be radically changed by programming CPLD with different firmware. Such design allows for easy hardware bugfixes, almost unlimited flexibility, new functionality addition by simply reprogramming the CPLD etc.

It is necessary to understand that CPLD code implements **HARDWARE** unlike some code for an embedded microcontroller that implements **FIRMWARE**. The principal difference is that CPLD code is actually a table of interconnects between different basic hardware blocks that CPLD is made of. In other words it is a bunch of wires and instructions where each wire is connected. Microcontroller firmware, on the other hand, is a **PROGRAM** i.e a set of instructions that microcontroller fetches from memory and executes one-by-one. That means that firmware is always slower because every action is usually a sequence of instructions. Another firmware disadvantage is that MCU (MicroController Unit) can only execute a single instruction at a time (actually there are MCUs that are able of executing several instructions at a single step but that is not a regular case and there are other limitations) so it can not act fast enough on several different tasks, it can get into an infinite loop in one execution branch and all other tasks will get suspended indefinitely and there are other issues with such approach. In CPLD, on the other hand we can implement several different units that are working in parallel totally independent of each other.

There is another fundamental difference between CPLD and MCU—there is no program running in CPLD. The interconnection table is loaded from internal FLASH-like memory only once (usually on powerup) and then it is pure hardware operation. It is not bootup like it is in MCU where the initial program is loaded and then that program executes for the entire time the MCU is operating; it is a one-time **CONFIGURATION** that only executes once.

That does not mean that CPLD can not execute some action sequences but those sequences are purely hardware ones. Machine gun also performs some

sequence of actions when trigger is pulled but there is no software program in it. MCU counts pulses by incrementing some variable while CPLD implements it as a string of triggers changing their states.

Yet another difference is that unlike MCU CPLD does not have its pin functions preassigned to particular pin (except a few such as power/ground pins or JTAG pins for initial programming.) Almost any signal can be connected to almost any CPLD pin upon initial configuration that makes PCB design much easier because one can reassign signals to different pins if it makes PCB layout easier. There are some limitations of course but they are not all that strict.

There are different ways to make that CPLD (Complex Programmable Logic Device) configuration table. One can use a pure schematic approach by drawing schematics with special CAD software and then it is translated to the particular CPLD device configuration image by special “compiler.” This is the most precise way but it is cumbersome and not actually suitable for bigger and more complex designs. Another way is using some kind of HDL (Hardware Description Language) that describes how the hardware is supposed to operate. Then such a description is processed by a set of CAD tools that synthesize a schematic implementation of the described behavior. This way is easier to work with, better suited for big complex designs, more maintainable and more portable between different devices. Here in KSI Labs, LLC we use one of HDL languages, VHDL for CPLD design. The entire VHDL source for CENTIPEDE-PCI board CPLD is available for free from our web site so everybody can customize our board as he sees fit and/or change/extend its functionality.

So strictly speaking “FIRMWARE” is not a right word to call the CPLD configuration but we will be using it for the lack of better one.

This chapter does NOT describe how to configure the CENTIPEDE set of boards for use with particular software (e.g. Mach 3;) it is the description what the board looks like from a programmer’s standpoint so he can write his own software for it. Please note that “firmware” may change at every moment so please visit our web site, <http://www.ksilabs.com> for the latest information.

The included information describes Mach3-specific firmware version 1.0.0.0 that is programmed in CENTIPEDE-PCI boards as they shipped. There is also a Generic GPIO firmware available for this board from our web site that does not have any particular use as of time of writing but can be used for any task by writing an appropriate software for it. There is no particular purpose of writing that firmware but it is released in full binary and source form as a service for the public. It can be used for any type of control applications and much more.

2.1 PCI Device Registers

CENTIPEDE-PCI is a regular PCI board fully conforming to PCI 2.2 standard. It has one 4Kbyte PCI Memory BAR that is initialized for proper system memory mapping by PC BIOS. VendorID is 0xFEFF (*That might be changed to KSI Labs, LLC VendorID when it is obtained.*) DeviceID is 0x0001, ClassCode 0x078000. All register offsets are from BAR0 base. Registers are

32-bit and **MUST** be accessed with 32-bit instructions. Write operations other than 32-bit will have unpredictable results and probably will lead to faulty operation and computer crash.

Here is the register map:

Register	Offset	Description
DATA_OUT	0x00	Output Data Register, R/W
DATA_IN	0x04	Input Data Register, R/O
DAC_A	0x08	DAC A Data Register, R/W
DAC_B	0x0c	DAC B Data Register, R/W
ADC_0	0x10	ADC 0 Data Register, R/O
ADC_1	0x14	ADC 1 Data Register, R/O
ADC_2	0x18	ADC 2 Data Register, R/O
ADC_3	0x1c	ADC 3 Data Register, R/O
IRQ_RAW	0x20	Raw IRQ Status Register, R/C
IRQ_MASK	0x24	IRQ Mask Register, R/W
IRQ_STAT	0x28	Masked IRQ Status Register, R/O
MACH_IDX_X	0x2c	Mach3 Axis X Index, R/W
MACH_IDX_Y	0x30	Mach3 Axis Y Index, R/W
MACH_IDX_Z	0x34	Mach3 Axis Z Index, R/W
MACH_IDX_A	0x38	Mach3 Axis A Index, R/W
MACH_IDX_B	0x3c	Mach3 Axis B Index, R/W
MACH_IDX_C	0x40	Mach3 Axis C Index, R/W
MACH_CONFIG	0x44	Mach3 Configuration Register, R/W
MACH_CONFIG2	0x48	Mach3 Second Configuration Register, R/W
MACH_CTL	0x4c	Mach3 Control Register, R/W
MACH_STAT	0x50	Mach3 Status Register, R/C
MACH_FIFO	0x54	Mach3 FIFO Register, W/O
MACH_ENC	0x58	Mach3 Encoders Count Register, R/C
EX_DATA_LOW	0x5c	Extension Bus Data, Bits 0..31, R/W
EX_DATA_HI	0x60	Extension Bus Data, Bits 32..41, R/W
EX_DIR_LOW	0x64	Extension Bus Direction, Bits 0..31, R/W
EX_DIR_HI	0x68	Extension Bus Direction, Bits 32..41, R/W

Table 2.1: CENTIPEDE-PCI/Mach3 Register Map

2.2 Registers Description

2.2.1 DATA_OUT, Offset 0x00

D31	D30	D29	D28
D27	D26	D25	D24
D23	D22	D21	D20
D19	D18	D17	D16
D15	D14	D13	D12
D11/CSTEP	D10/CDIR	D9/BSTEP	D8/BDIR
D7/ASTEP	D6/ADIR	D5/ZSTEP	D4/ZDIR
D3/YSTEP	D2/YDIR	D1/XSTEP	D0/XDIR

Table 2.2: DATA_OUT Register

D0..31 Output Data, R/W. All data written to this register is immediately reflected on External Connector OUT0..31 pins. '1' will make the output FET to open i.e. the output will go **LOW**. In other words writing '1' to a particular bit will turn the corresponding external optocoupler LED ON. Read operation will give the current actual output register state. D0..D11 outputs are physically disconnected from output pins when corresponding Axis (XYZABC) is enabled in MACH_CONFIG register. In this case you can still read/write the corresponding bits but the actual output pins are controlled by FIFO outputs so such R/W operations will not have any effect on the actual physical outputs. Defaults to all '0' on powerup.

xDIR Direction outputs for x Axis (XYZABC) when that Axis is enabled in MACH_CONFIG register. In this case the corresponding DATA_OUT register outputs are not connected to anything. You can write to those bits and you will read back what you wrote but they are physically disconnected from the output pins.

xSTEP Step outputs for x Axis (XYZABC) when that Axis is enabled in MACH_CONFIG register. In this case the corresponding DATA_OUT register outputs are not connected to anything. You can write to those bits and you will read back what you wrote but they are physically disconnected from the output pins.

2.2.2 DATA_IN, Offset 0x04

D31/ENC4_B	D30*/ENC4_A	D29/ENC3_B	D28*/ENC3_A
D27/ENC2_B	D26*/ENC2_A	D25/ENC1_B	D24*/ENC1_A
D23*	D22	D21*	D20
D19*/ESTOP_SW	D18/PROBE_SW	D17*/CHome	D16/CMinus
D15/CPlus	D14/BHome	D13/BMinus	D12/BPlus
D11/AHome	D10/AMinus	D9/APlus	D8/ZHome
D7/ZMinus	D6/ZPlus	D5/YHome	D4/YMinus
D3/YPlus	D2/XHome	D1/XMinus	D0/XPlus

Table 2.3: DATA_IN Register

D0..D31 Input Data, R/O. IN0..31 External Connector data state directly from connector pin (through an optocoupler.) The same rule as for DATA_OUT register applies—'1' means there is current through the input optocoupler LED (switch connected to the corresponding BRK board terminal is CLOSED,) '0' means optocoupler LED is OFF. Bits marked with '*' have fast optocouplers on inputs on rev.1.0 CENTIPEDE-PCI board. Starting from rev.1.1 fast optocouplers are on bits 24..31. Input changes are reflected immediately.

xPlus/xMinus Plus and minus side Limit Switch inputs for x Axis (XYZABC) when the corresponding Axis is enabled in MACH_CONFIG register.

xHome Home Switch inputs for x Axis (XYZABC) when the corresponding Axis is enabled in MACH_CONFIG register.

2.2.3 DAC_A/DAC_B, Offsets 0x08 and 0x0c

X	X	X	X	X	X	X	X
X	X	X	X	X	X	X	X
X	X	X	X	X	X	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

Table 2.4: DAC_A/DAC_B Registers

D0..9 Data for DAC A / DAC B on BRK Board, R/W. 10 lower bits written to these registers are transferred to a 0-10V output DAC (A or B) on BRK board using SPI-like interface. The entire State Machine for this interface is implemented in hardware so there is no need to wait for something; these registers can be read or written at any time. However because it is NOT

a parallel interface actual DAC output is NOT set to the corresponding voltage immediately. It might take up to 100 μ S for such write to get propagated to the DAC output i.e. maximum update frequency is 10 KHz. It is usually fast enough for all practical purposes and DAC is setup much less frequently so there is no reason to monitor it. However if maximum update frequency is required software should poll IRQ_RAW register or set an interrupt on its bit by setting the corresponding IRQ_MASK bit. Each write to one of DAC registers clears corresponding bit in IRQ_RAW register and that bit goes back to '1' once that written data is transferred to the DAC. Powers up with all '0.'

X Don't care on write, read as '0.'

2.2.4 ADC_0..3, Offsets 0x10, 0x14, 0x18, 0x1c

0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

Table 2.5: ADC_0..3 Registers

D0..9 Data from ADC 0..3 on BRK board, R/O. 10 lower bits is data from 0-10V full scale ADC channels on BRK board. They are transferred through SPI-like interface. The entire State Machine is implemented in hardware so they can be read at any time. However because it is NOT a parallel interface and it is *ONE* ADC with 4 input multiplexer, *NOT* 4 separate ADCs, data is not guaranteed to be updated since the last reading if it was not long enough since then. In this case registers will still have the old value. It might take up to 1 mS for an ADC channel value to get updated because they are read sequentially in a loop i.e. update frequency is guaranteed to be not less than 1 KHz (that is ALL channels are updated at least 1,000 times per second.) If maximum update frequency is required software should poll IRQ_RAW register or setup an interrupt on its corresponding bit by setting appropriate IRQ_MASK register bit to '1.' Each read clears corresponding bit in IRQ_RAW and that bit goes back to '1' once ADC reading is updated. NOTE: Although remaining bits are always read as '0' these registers also must be read with 32 bit instructions.

2.2.5 IRQ_RAW, Offset 0x20

BRK_ST	0	0	0
0	0	0	0
0	0	0	0
0	0	MACH_HomeC	MACH_HomeB
MACH_HomeA	MACH_HomeZ	MACH_HomeY	MACH_HomeX
MACH_PROBE	MACH_FOVF	MACH_FAULT	MACH_DONE
MACH_TMR	BRKLOST	ADC3	ADC2
ADC1	ADC0	DACB	DACA

Table 2.6: IRQ_RAW Register

DACA/DACB Data written to DAC_A/DAC_B register has been transferred to the corresponding DAC at least once. These bits are reset by writing to the corresponding DAC data register.

ADC0..3 Corresponding ADC data register has been updated with fresh data at least once. These bits are cleared by reading corresponding ADC data registers.

BRKLOST Communication with the BRK board has been broken at least for 1 mS. That bit is only set if a succesfull communication was established before i.e. it will not be set if such communication was never established. Write '1' to this bit to clear.

MACH_TMR Mach3 timer interrupt. Periodic interrupt every 5th cycle when the board in is RUN condition. Cycle period is determined by CYCLE setting in MACH_CTL register. Write '1' to this bit to clear.

MACH_DONE All data in FIFO were sent out and last cycle has ended so board got idle. Write '1' to this bit to clear.

MACH_FAULT Fault interrupt. Raised when any of Limit Switches hit, or Emergency Stop (EStop from now on) button is activated, or communication with the BRK board was lost. Cleared by writing '1' in this bit if the condition that caused it is cleared. Will not reset if condition is still present. FIFO is purged on this event, periodic timer stays ticking.

MACH_FOVF FIFO overflow. Theoretically should not happen because hardware ignores all FIFO writes when it is full but anyways... Write '1' to clear.

MACH_PROBE Probe Switch hit. Write '1' to clear. Will not reset if the switch is still activated. All axes indexes are frozen on this event until they are read, PROBE_HIT bit in MACH_STAT register is written with

'1,' and this IRQ is acknowledged by writing '1' to its bit. The freeze is done by stopping transparent latches between actual index counters and IDX registers so they keep the last data while index counters continue counting so the running position is not lost.

MACH_HOME_x Home Switch for x Axis (XYZABC) is hit. Write '1' to clear. Will not reset if the switch is still activated. The corresponding axis index is frozen on this event until it is read, corresponding HOME_HIT bit in MACH_STAT register is written with '1,' and this IRQ is acknowledged by writing '1' to its bit. The freeze is done by stopping transparent latches between actual index counters and IDX registers so they keep the last data while index counters continue counting so the running position is not lost.

BRK_ST BRK board status. Not actually an interrupt per se but can be used as one. This bit is constantly updated unlike other IRQ bits i.e. it will go to '1' when communication is established, reset to '0' when it is lost, and go back to '1' when it is reestablished. ADC State Machine makes 5 cycles, not 4. There is 4 cycles, one for each ADC channel and one additional cycle reading self-calibration value in each and every ADC loop iteration. If the self-calibration value is right the status is considered OK and this bit is set to '1,' otherwise it is set to 0. When it happens BRK_LOST bit is set to '1' and all other bits are not updated until connection is reestablished. The reason for all that trouble is that BRK board is powered from a separate power supply and it might be turned off at any time (or turned ON at later time as a part of the CNC machine powerup when the PC is already on and CNC software is already running.)

2.2.6 IRQ_MASK, Offset 0x24

BRK_ST	X	X	X
X	X	X	X
X	X	X	X
X	X	MACH_HomeC	MACH_HomeB
MACH_HomeA	MACH_HomeZ	MACH_HomeY	MACH_HomeX
MACH_PROBE	MACH_FOVF	MACH_FAULT	MACH_DONE
MACH_TMR	BRKLOST	ADC3	ADC2
ADC1	ADC0	DACB	DACA

Table 2.7: IRQ_MASK Register

X Don't care. Those bits can be written to and read back but they don't have any effect for now. They might be used in the future when additional functionality is implemented and add-on boards are out.

Rest Remaining bits are used to mask corresponding IRQ_RAW interrupt bits. Default to all '0' on powerup so no IRQs to PCI bus is generated.

2.2.7 IRQ_STAT, Offset 0x28

BRK_ST	0	0	0
0	0	0	0
0	0	0	0
0	0	MACH_HomeC	MACH_HomeB
MACH_HomeA	MACH_HomeZ	MACH_HomeY	MACH_HomeX
MACH_PROBE	MACH_FOVF	MACH_FAULT	MACH_DONE
MACH_TMR	BRKLOST	ADC3	ADC2
ADC1	ADC0	DACB	DACA

Table 2.8: IRQ_STAT Register

0 Unused, read as '0.'

Rest Remaining bits are a result of bitwise AND on IRQ_RAW and IRQ_MASK registers. PCI IRQ signal is an OR on all bits of this register. That means that it is only raised when the corresponding bit is set in both IRQ_RAW and IRQ_MASK. All bits are read-only. To reset (acknowledge) a particular IRQ '1' should be written to a bit in IRQ_RAW register.

2.2.8 MACH_IDX_[XYZABC], Offsets 0x2c, 0x30, 0x34, 0x38, 0x3c, 0x40

D31	D30	D29	D28	D27	D26	D25	D24
D23	D22	D21	D20	D19	D18	D17	D16
D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0

Table 2.9: MACH_IDX_[XYZABC] Registers

D0..31 Current Axis position, R/W. Incremented/Decrementd on each and every step output to the Axis depending on step direction. Signed (2-complement) 32-bit INT. Actual counters are connected to these registers through transparent latches. Those latches are open most of the time so registers show the current positions. They are frozen when Home or Probe Switch event occurs so the exact hit position can be read. To unfreeze them the Switch Hit event should be cleared. This is done by

writing '1' to a corresponding bit in MACH_STAT register. To prevent this condition from reoccurring if a switch is still activated one can first disable that switch in MACH_CONFIG register and then write '1' to MACH_STAT bit.

2.2.9 MACH_CONFIG, Offset 0x44

PROBE_EN	PROBE_NO	C_HOME_EN	C_HOME_NO
C_LIMS_NO	C_DIR_REV	C_EN	B_HOME_EN
B_HOME_NO	B_LIMS_NO	B_DIR_REV	B_EN
A_HOME_EN	A_HOME_NO	A_LIMS_NO	A_DIR_REV
A_EN	Z_HOME_EN	Z_HOME_NO	Z_LIMS_NO
Z_DIR_REV	Z_EN	Y_HOME_EN	Y_HOME_NO
Y_LIMS_NO	Y_DIR_REV	Y_EN	X_HOME_EN
X_HOME_NO	X_LIMS_NO	X_DIR_REV	X_EN

Table 2.10: MACH_CONFIG Register

- x_EN** Axis x (XYZABC) enable. Enables corresponding axis hardware. Axis x(Plus,Minus,Home) signals are connected to the corresponding DATA_IN bits, x(DIR/STEP) outputs switched from DATA_OUT bits to corresponding FIFO outputs, Limit Switches logic is enabled so MACH_FAULT IRQ will be generated.
- x_DIR_REV** Axis x (XYZABC) Direction Signal will be inverted. In Mach3 '0' means "move to PLUS side." That is what is stuffed in FIFO for each and every Axis. Actual drives might treat direction signals differently. To accomodate all of them DIR output is inverted if these bits are set to '1.' It is only the actual physical output line that is inverted, all internal signals are still the same and MACH_IDX registers are *Incremented* on every step when corresponding DIR bit is '0.'
- x_LIMS_NO** Axis x (XYZABC) Limit Switch is Normally Open (NO.) Usually it is recommended that Limit/Home/Probe/ESstop switches **BREAK** the connection when activated, i.e. they are Normally Closed (NC) until activated. That ensures the machine will be saved from damage even if the switch cable is cut or otherwise disconnected. If the switch is NO its activation will not be detected if it is disconnected and the machine can be damaged. If it is necessary to use NC switches this bit should be set to invert the default logic. It can also be used to make the switch signal always inactive if there is no particular switch on the machine instead of shorting that pin (all axes signals are fixed in hardware and there is no way to disable a Limit Switch or use its pin for something else if an

Axis is enabled.) There is only *ONE* LIMS_NO bit per axis so *BOTH* of switches must be either NO or NC, mix is not allowed.

x_HOME_NO Axis x (XYZABC) Home Switch is Normally Open. Everything from x_LIMS_NO applies here.

x_HOME_EN Axis x (XYZABC) Home Switch Enable. To avoid unnecessary interrupts and to provide for resetting HOME_HIT conditions Home Switches are only enabled briefly during Homing cycles. These are per-axis Enable bits.

PROBE_NO Probe Switch is Normally Open. Everything written about NO/NC switches above applies.

PROBE_EN Probe Switch Enable. It is only enabled when probing, disabled all other time to provide for PROBE_HIT condition reset and eliminate unnecessary interrupts.

2.2.10 MACH_CONFIG2, Offset 0x48

X	X	X	X	X	X	X	X
X	X	X	X	X	X	X	X
X	X	X	X	X	X	X	X
X	X	CSI	BSI	ASI	ZSI	YSI	XSI

Table 2.11: MACH_CONFIG2 Register

X Don't care, read as '0.'

xSI Axis x Step signal Inverted, R/W. Usually Step Signal is output as a pulse that turns the drive Step input optocoupler ON. Some drives may require inverted signal. These bits invert STEP outputs when set, per axis. Although only 6 bits are used this register *MUST* be accessed as 32-bit word.

2.2.11 MACH_CTL, Offset 0x4c

RESET	RUN	NO_LIMITS	ESTOP_REQ
SIMULATE	X	X	X
X	X	X	X
X	X	X	X
FIFO_PURGE	ST_STOP[4..2]		
ST_STOP[1..0]		ST_START [3..2]	
ST_START [1..0]		MACH_CYCLE[5..4]	
MACH_CYCLE[3..0]			

Table 2.12: MACH_CTL Register

MACH_CYCLE[5..0] Mach3 Cycle Period, 6 bit. Mach3 timebase is 1 MHz clock i.e. one tick every 1 mS. This field determines kernel frequency or Engine frequency as it is called in Mach3. Every Mach3 cycle will be this number ticks long. For standard 25 KHz, e.g. the value is 40 (1 MHz / 40 = 25 KHz.)

ST_START[3..0] Step pulse starts this many ticks from the beginning of a cycle. Dir signal is valid for the entire duration of the cycle from the very beginning so this is Dir Pulse as it is called in Mach3 Motor Tuning dialog. The exact meaning is how long to wait before outputting a Step pulse once Dir signal is set.

ST_STOP[4..0] Step pulse stops this many ticks from the beginning of a cycle. This sets the Step Pulse width that is (ST_STOP - ST_START.) This value (pulse width, NOT ST_STOP value) is called Step Pulse in Mach3 Motor Tuning dialog.

FIFO_PURGE Writing '1' to this bit will purge the FIFO – FIFO pointer (internal) will be set to the first element, i.e. FIFO will become empty. This bit is not sticky i.e. action is only taken once on the write operation and its value is not saved. That means there is no need to write '0' there after writing '1.'

SIMULATE When set to '1' motor control outputs are kept at '0' state, no Steps output. Everything else works as usual so this is the most precise Dry Run simulation possible.

ESTOP_REQ Programmatic Emergency Stop (EStop.) Stops the CENTIPEDE FSM, purges FIFO. Board goes in EStop state; only periodic timer IRQs are generated.

NO_LIMITS Makes the board to ignore any of Limit Switches. Normally, when this bit is not set CENTIPEDE immediately goes into EStop state,

FIFO purged, FSM stopped, FAULT IRQ generated, only periodic timer is ticking. Board will NOT go out of EStop until the condition is removed i.e. machine is moved out of Limit Switches. Setting this bit overrides this behaviour thus allowing to jog off the switch.

RUN Setting this bits allows the Finite State Machine (FSM) to run so the actual Mach3 work can be done.

RESET Setting this bit generates board RESET signal – most registers are set to all zero, FSM stopped, FIFO purged, periodic timer is also stopped so no IRQs. This is self-clearing bit because reset sets all the registers to their initial state (almost always all zeroes) thus resetting this very bit among others.

X Don't care.

2.2.12 MACH_STAT, Offset 0x50

RUNNING	ESTOP	BUSY	X
X	X	FIFO_FULL	FIFO_EMPTY
FIFO_ROOM[4..1]			
FIFO_ROOM[0]	ProbeHit	CHomeHit	CMinusHit
CPlusHit	BHomeHit	BMinusHit	BPlusHit
AHomeHit	AMinusHit	APlusHit	ZHomeHit
ZMinusHit	ZPlusHit	YHomeHit	YMinusHit
YPlusHit	XHomeHit	XMinusHit	XPlusHit

Table 2.13: MACH_STAT Register

xPlusHit Axis x (XYZABC) Plus side Limit Switch hit. This is *NOT* a switch state but the indicator it's been hit. This event generates FAULT interrupt and forces board into EStop. Writing '1' to these bits will clear the condition if the Limit Switch is no longer activated. If the switch is still active it will have no effect unless NO_LIMITS bit is set in MACH_CTL register.

xMinusHit Same as above for Minus side Limit switch.

xHomeHit Axis x (XYZABC) Home Switch hit. Freezes the IDX register for the affected axis, stays set until cleared with writing '1' to a particular bit. Such a write will have no effect if condition still exists. Recommended action is read the frozen value (hit point,) disable the switch in MACH_CONFIG, reset with writing '1.' Usually Home Switches are only enabled briefly on Homing forward pass and disabled right after the

switch is hit. Resetting a particular bit unfreezes the corresponding axis IDX register so it starts giving the actual position.

FIFO_ROOM[0..4] Current free space left in FIFO. Used by the driver to make a decision on how many steps it can push in FIFO.

FIFO_EMPTY Set when FIFO is empty. Indicator bit, R/O. Resets automatically if there is at least one entry in FIFO and its cycle is not finished.

FIFO_FULL No more room in FIFO. R/O, self-resets when the first entry is popped.

BUSY CENTIPEDE is busy i.e. FIFO is not empty and there are still cycles to do. R/O, self-clearing.

ESTOP Board is in EStop state – Limit Switch hit, EStop button activated, connection to BRK board lost, or ESTOP_REQ bit set in MACH_CTL register. Writing '1' to this bit will clear EStop if the condition that forced CENTIPEDE in that state is no longer active. Write will have no effect if condition persists. Will not go away by itself when condition removed; writing '1' to reset is required.

RUNNING Indicator bit, R/O meaning the board is up and running. Running means board was configured properly and RUN bit set in MACH_CTL. EStop does NOT affect this bit – board can be running but in EStop condition. '0' in this bit means FSM is stopped and board is not active, even the periodic timer is stopped.

X Don't care.

2.2.13 MACH_FIFO, Offset 0x54

X	X	X	X	X	X	X	X
X	X	X	X	X	X	X	X
X	X	X	X	CStep	CDir	BStep	BDir
AStep	ADir	ZStep	ZDir	YStep	YDir	XStep	XDir

Table 2.14: MACH_FIFO Register

xDir Axis x (XYZABC) Direction for current step. '0' means move to the Plus direction. FIFO is 20 entries deep. That number is chosen because Mach3 outputs Planned Motion points in sets of 5 so FIFO is made a multiple of 5. The first entry written to FIFO will be automatically output to the motors by CENTIPEDE hardware on the next cycle. Then it will remove it automatically and pop the next one from FIFO until no more entries left. It pops one entry each CENTIPEDE cycle. Periodic timer interrupt

is generated every 5th cycle so the driver ISR can load another set of 5 steps to FIFO.

xStep Axis x (XYZABC) Step signal. Step pulse will be generated if it is '1'. Everything from xDir also applies here. As usual only 32-bit writes should be used. This is a W/O register, reads are not guaranteed to return any particular value.

2.2.14 MACH_ENC, Offset 0x58

ENC4_CNTR[7..0]
ENC3_CNTR[7..0]
ENC2_CNTR[7..0]
ENC1_CNTR[7..0]

Table 2.15: MACH_ENC Register

ENCx_CNTR[7..0] 8-bit counter for Encoder x (1..4.) Signed (2-complement) CHAR. Increments/Decrements on Quadrature Encoder rotation depending on direction. Registers are R/O and they are reset to zero after each read. That is done to save on CPLD resources – the main 32-bit counter is in the software driver and these 8-bit counters are used as “Change from last read.” Every periodic timer tick driver reads all these counters and adds them to the main 32-bit counters. Decoder logic for quadrature encoders is all-hardware, x4 multiplying i.e. every transition is detected so the actual resolution is 4 times of encoder stated one. That means that e.g. 2500 CPR encoder will give 10000 steps per revolution.

2.2.15 EX_DATA_LOW, Offset 0x5c

EX31	EX30	EX29	EX28	EX27	EX26	EX25	EX24
EX23	EX22	EX21	EX20	EX19	EX18	EX17	EX16
EX15	EX14	EX13	EX12	EX11	EX10	EX9	EX8
EX7	EX6	EX5	EX4	EX3	EX2	EX1	EX0

Table 2.16: EX_DATA_LOW Register

EX0..31 Extension Bus, Low part, R/W. This is Extension Connector I/O pins bits. If corresponding DIR bit is set to '1' in EX_DIR_LOW register pin is configured as output. Data written to that register bit immediately appear on the Extension connector pin (here '1' is HIGH level and '0' is LOW; no optocouplers, just straight connection from the register to the

pin) and can be read back. If the corresponding DIR bit is set to '0' pin is input and register bit reads as corresponding Extension Connector pin logic state. Writes have no effects when bit is input.

2.2.16 EX_DATA_HI, Offset 0x60

X	X	X	X	X	X	X	X
X	X	X	X	X	X	X	X
X	X	X	X	X	X	EX41	EX40
EX39	EX38	EX37	EX36	EX35	EX34	EX33	EX32

Table 2.17: EX_DATA_HI Register

EX32..41 Extension Bus, High Part, R/W. Everything written for the low part above apply.

X Don't care. No effect on write, read back as '0.'

2.2.17 EX_DIR_LOW, Offset 0x64

EX31	EX30	EX29	EX28	EX27	EX26	EX25	EX24
EX23	EX22	EX21	EX20	EX19	EX18	EX17	EX16
EX15	EX14	EX13	EX12	EX11	EX10	EX9	EX8
EX7	EX6	EX5	EX4	EX3	EX2	EX1	EX0

Table 2.18: EX_DIR_LOW Register

EX0..31 Extension Bus Direction, Low part, R/W. Extension Connector I/O pins direction. '1' is output, '0' input. All '0' on powerup.

2.2.18 EX_DIR_HI, Offset 0x68

X	X	X	X	X	X	X	X
X	X	X	X	X	X	X	X
X	X	X	X	X	X	EX41	EX40
EX39	EX38	EX37	EX36	EX35	EX34	EX33	EX32

Table 2.19: EX_DIR_HI Register

EX32..41 Extension Bus Direction, High part, R/W. Extension Connector I/O pins direction, high part. '1' is output, '0' input. All '0' on powerup.

X Don't care. No effect on write, read back as '0.'

Chapter 3

Appendix A - Hardware differences between rev.1.0 and rev.1.1

There are some differences between rev.1.0 and rev.1.1 CENTIPEDE-PCI boards. They are not all that significant but there some caveats.

- First of all, there were 4 unpopulated footprints for optional oscillator on rev.1.0 board (elements R4, C15, U2, and R5) close to the boards center. Those were removed completely from rev.1.1 PCB. There is absolutely no impact because those elements were never used.
- Rev.1.0 board has 4 out of 8 fast optocouplers on different input lines (see section 2.2.2.) It is not very likely somebody would use that feature but if he would one should take care to assign data lines properly with application software (e.g. configuration editor or whatever it's called) for his particular board revision.
- As a result of the above CPLD project file differs between those 2 revisions. VHDL code is absolutely identical between the two but there are some changes in pin assignments in centipede_pci.qsf file and resulting centipede_pci.pof file is different. Changes are minimal but please be careful anyway. All future CPLD firmware will be released in versions for both rev.1.0 and rev.1.1 PCI boards. There is no differences between those revisions from software point of view.
- **IMPORTANT!** Rev.1.0. PCI board had PCI bus **GROUND** connected to pins 69 and 78 of the External Connector, NOT +5V power. It had 2 +5V power pins (51 and 60) and 2 GROUND pins (69 and 78.) On rev.1.0 CENTIPEDE-BRK board pins 69 and 78 of the mating connectors are **NOT CONNECTED** to anything so it works OK with rev.1.0

CENTIPEDE-PCI board. Rev.1.1 PCI board will also work just fine with rev.1.1 BRK board though 2 +5V conductors in the cable will not be used. *But rev.1.0 PCI board can NOT be used with rev.1.1 BRK board because the latter has pins 51, 60, 69, and 78 all connected together that will make a short circuit between PC +5V and ground.*

- Other than that those boards absolutely identical and fully compatible with each other.